

# Speculative High-Level Synthesis of Instruction Set Processors

Jean-Michel Gorius  
Univ Rennes

Steven Derrien, Simon Rokicki  
*CAIRN Team, Univ Rennes, IRISA, Inria*

*COLQ – M2 SIF Colloquium*  
*June 30<sup>th</sup>, 2021*

# High-Level Synthesis of Instruction Set Processors




**Low energy**

**High performance**

A processor with a given Instruction Set (ISA) can  
be implemented in many ways

# Processor Design Landscape



Low energy




## Takeaway

Need for customizable architecture for heterogeneous embedded applications

High performance

# Customizing Instruction Set Processors



```

module pipeline (
    input wire clk,
    input wire reset,
    output reg [ADDR_LEN-1:0] pc,
    input wire [*INSN_LEN-1:0] idata,
    output wire [*DATA_LEN-1:0] dmem_wdata,
    output wire [ADDR_LEN-1:0] dmem_addr,
    input wire [*DATA_LEN-1:0] dmem_data
);
    wire stall_ip;
    wire kill_ip;
    wire stall_id;
    wire kill_id;
    wire stall_dp;
    wire kill_dp
    //Signal from pipe_if
    wire pcond;
    wire [ADDR_LEN-1:0] npc;
    wire [INSN_LEN-1:0] inst1;
    wire [INSN_LEN-1:0] inst2;
    wire [INSN_LEN-1:0] instl_if;
    wire [GSH_HBR_LEN-1:0] bbr;
    //Instruction Buffer
    reg pcode;
    reg [ADDR_LEN-1:0] ppc_if;
    reg [ADDR_LEN-1:0] pc_if;
    reg [INSN_LEN-1:0] inst1_if;
    reg [INSN_LEN-1:0] inst2_if;
    reg [INSN_LEN-1:0] instl;
    reg ip1_if;
    reg ip2_if;
    reg bbr_if;
    wire attachable;
    //IMM
    wire [*IMM_TYPE_WIDTH-1:0] imm_type_1;
    wire [REG_SEL-1:0] rsl1;
    wire [REG_SEL-1:0] rs2;
    wire [REG_SEL-1:0] rd1;
    wire [*SRC_A_SEL_WIDTH-1:0] smc_a_sel_1;
    wire [*SRC_B_SEL_WIDTH-1:0] smc_b_sel_1;
    wire w_req_1;
    wire uses_rsl_1;
    wire uses_rs2;
    wire illegal_instruction_1;
    wire [ALU_OP_WIDTH-1:0] alu_op_1;
    wire [RS_EN_SEL-1:0] rs_en_1;
    wire [*1:1] dmem_size_1;
    wire [*MEM_TYPE_WIDTH-1:0] dmem_type_1;
    wire [*MD_OP_WIDTH-1:0] md_req_op_1;
    wire nd_req_in_1_signed_1;
    wire nd_req_in_2_signed_1;
    wire [*MD_OUT_SEL_WIDTH-1:0]
        md_req_out_sel_1;
    //IMM
    wire [*IMM_TYPE_WIDTH-1:0] imm_type_2;
    wire [REG_SEL-1:0] rsl2;
    wire [REG_SEL-1:0] rs2;
    wire [REG_SEL-1:0] rd2;
    wire [*SRC_A_SEL_WIDTH-1:0] smc_a_sel_2;
    wire [*SRC_B_SEL_WIDTH-1:0] smc_b_sel_2;
    wire w_req_2;
    wire uses_rsl_2;
    wire illegal_instruction_2;
    wire [ALU_OP_WIDTH-1:0] alu_op_2;
    wire [RS_EN_SEL-1:0] rs_en_2;
    wire [*1:1] dmem_size_2;
    wire [*MEM_TYPE_WIDTH-1:0] dmem_type_2;
    wire [*MD_OP_WIDTH-1:0] md_req_op_2;
    wire nd_req_in_1_signed_2;
    wire nd_req_in_2_signed_2;
    wire [*MD_OUT_SEL_WIDTH-1:0]
        md_req_out_sel_2;
...

```

## Customizing hardware

Early work for Application-Specific Instruction Set Processor design using Domain-Specific Languages  
[Cloutier and Thomas, 1993; Huang and Despain, 1993]

Previous approaches still rely on low-level specifications of the hardware

## Our work

Automatic synthesis of pipelined processors from a behavioral description

[Cloutier and Thomas, 1993] Cloutier, R. J. and Thomas, D. E. (1993). Synthesis of pipelined instruction set processors. In *Proceedings of the 30th International Design Automation Conference, DAC '93*, page 583–588, New York, NY, USA. Association for Computing Machinery

[Huang and Despain, 1993] Huang, I.-J. and Despain, A. M. (1993). Hardware/software resolution of pipeline hazards in pipeline synthesis of instruction set processors. In *Proceedings of the 1993 IEEE/ACM International Conference on Computer-Aided Design, ICCAD '93*, page 594–599, Washington, DC, USA. IEEE Computer Society Press

[Patterson and Hennessy, 2017] Patterson, D. A. and Hennessy, J. L. (2017). *Computer Organization and Design RISC-V Edition: The Hardware Software Interface*. Morgan Kaufmann Publishers Inc., San Francisco, CA, USA, 1st edition.


# High-Level Synthesis

Synthesizing circuits from an algorithmic specification


```
int X[N], Y[N];
int tmp, res = 0;
#pragma HLS mult=1, adder=1
for(int i = 0; i < N; ++i) {
    tmp = X[i] * Y[i];
    res += tmp;
}
```



Efficient design synthesis for regular access patterns and computations



# Problem Statement



iss.c

```
instr = fetch(pc);
if(resolve_branch(instr))
    pc = branch_target(instr);
else
    pc += 1;
```



HLS

## Research Question

How to make **pipelined** processor design amenable to HLS design flows?

# Mapping an ISS to Hardware


```
1 while (1) {  
2     ir = fetch(pc); -----  
3     op, rd, wr = decode(ir);  
4     if (op == BR) {  
5         pc = branch_target(op);  
6     } else {  
7         pc = pc + 4;  
8         switch(op) {  
9             case NEG:  
10                 arg = regs[rd];  
11                 regs[wr] = neg(arg);  
12                 break;  
13             case ADDPC: // ...  
14             case LOAD: // ...  
15             // ...  
16         }  
17     }  
18 }
```



# Loop Pipelining and Static Scheduling

```
instr = fetch(pc);
if(resolve_branch(instr))
    pc = branch_target(instr);
else
    pc += 1;
```


## Simplified ISS



# Loop Pipelining and Static Scheduling

```
instr = fetch(pc);
if(resolve_branch(instr))
    pc = branch_target(instr);
else
    pc += 1;
```


## Simplified ISS



# Loop Pipelining and Static Scheduling

```
instr = fetch(pc);
if(resolve_branch(instr))
    pc = branch_target(instr);
else
    pc += 1;
```

## Simplified ISS




# Loop Pipelining and Static Scheduling

```
instr = fetch(pc);
if(resolve_branch(instr))
    pc = branch_target(instr);
else
    pc += 1;
```

## Simplified ISS

**Inefficient design**


Need to complete an entire iteration to know the next value of PC



# Speculative High-Level Synthesis

```
instr = fetch(pc);
if(resolve_branch(instr))
    pc = branch_target(instr);
else
    pc += 1;
```

## Simplified ISS




[Derrien et al., 2020] Derrien, S., Marty, T., Rokicki, S., and Yuki, T. (2020). Toward speculative loop pipelining for high-level synthesis. *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, 39(11):4229–4239.

[Josipovic et al., 2019] Josipovic, L., Guerrieri, A., and lenne, P. (2019). Speculative dataflow circuits. In *Proceedings of the 2019 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays*, FPGA '19, page 162–171, New York, NY, USA. Association for Computing Machinery

# Speculative High-Level Synthesis

```
instr = fetch(pc);
if(resolve_branch(instr))
    pc = branch_target(instr);
else
    pc += 1;
```

## Simplified ISS




[Derrien et al., 2020] Derrien, S., Marty, T., Rokicki, S., and Yuki, T. (2020). Toward speculative loop pipelining for high-level synthesis. *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, 39(11):4229–4239.

[Josipovic et al., 2019] Josipovic, L., Guerrieri, A., and lenne, P. (2019). Speculative dataflow circuits. In *Proceedings of the 2019 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays*, FPGA '19, page 162–171, New York, NY, USA. Association for Computing Machinery

# Speculative High-Level Synthesis

```
instr = fetch(pc);
if(resolve_branch(instr))
    pc = branch_target(instr);
else
    pc += 1;
```

## Simplified ISS




[Derrien et al., 2020] Derrien, S., Marty, T., Rokicki, S., and Yuki, T. (2020). Toward speculative loop pipelining for high-level synthesis. *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, 39(11):4229–4239.

[Josipovic et al., 2019] Josipovic, L., Guerrieri, A., and lenne, P. (2019). Speculative dataflow circuits. In *Proceedings of the 2019 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays*, FPGA '19, page 162–171, New York, NY, USA. Association for Computing Machinery

# Speculative High-Level Synthesis

```
instr = fetch(pc);
if(resolve_branch(instr))
    pc = branch_target(instr);
else
    pc += 1;
```

## Simplified ISS




[Derrien et al., 2020] Derrien, S., Marty, T., Rokicki, S., and Yuki, T. (2020). Toward speculative loop pipelining for high-level synthesis. *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, 39(11):4229–4239.

[Josipovic et al., 2019] Josipovic, L., Guerrieri, A., and lenne, P. (2019). Speculative dataflow circuits. In *Proceedings of the 2019 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays*, FPGA ’19, page 162–171, New York, NY, USA. Association for Computing Machinery

# Speculative High-Level Synthesis

```
instr = fetch(pc);
if(resolve_branch(instr))
    pc = branch_target(instr);
else
    pc += 1;
```

## Simplified ISS



[Derrien et al., 2020] Derrien, S., Marty, T., Rokicki, S., and Yuki, T. (2020). Toward speculative loop pipelining for high-level synthesis. *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, 39(11):4229–4239.

[Josipovic et al., 2019] Josipovic, L., Guerrieri, A., and lenne, P. (2019). Speculative dataflow circuits. In *Proceedings of the 2019 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays*, FPGA '19, page 162–171, New York, NY, USA. Association for Computing Machinery

# Speculative High-Level Synthesis [Josipovic'2019, Derrien'2020]

```
instr = fetch(pc);
if(resolve_branch(instr))
    pc = branch_target(instr);
else
    pc += 1;
```


## Simplified ISS

### Takeaway

Pipelined processor design requires speculation

### Speculative HLS

- Maximal ILP and resource utilization
- What to speculate on? How to speculate?



[Derrien et al., 2020] Derrien, S., Marty, T., Rokicki, S., and Yuki, T. (2020). Toward speculative loop pipelining for high-level synthesis. *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, 39(11):4229–4239.

[Josipovic et al., 2019] Josipovic, L., Guerrieri, A., and lenne, P. (2019). Speculative dataflow circuits. In *Proceedings of the 2019 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays*, FPGA '19, page 162–171, New York, NY, USA. Association for Computing Machinery

# Speculative Loop Pipelining

## Source-to-source transformations


- Transform the input code to expose potential speculations

## Speculation support

- Decouple control logic from datapath
- HLS toolchain infers the speculative structure


## Limitations

- Lack of support for intertwined speculations




# Reminder: Mapping an ISS to Hardware

```
1 while (1) {  
2     ir = fetch(pc); -----  
3     op, rd, wr = decode(ir); -----  
4     if (op == BR) {  
5         pc = branch_target(op);  
6     } else {  
7         pc = pc + 4;  
8         switch(op) {  
9             case NEG:  
10                 arg = regs[rd];  
11                 regs[wr] = neg(arg);  
12                 break;  
13             case ADDPC: // ...  
14             case LOAD: // ...  
15                 // ...  
16         }  
17     }  
18 }
```




# Speculating on the Value of PC

```
1 while(1) {  
2     ir = fetch(pc);  
3     op, op0, imm = decode(ir);  
4     if(op == BR)  
5         pc = imm;  
6     else if(op == CONDBR)  
7         pc = exec(op, op0, imm);  
8     else  
9         pc = pc + 4;  
10 }
```




# Multi-Conditional Speculation



**Key Idea**


Speculatively select paths of increasing length





# Adding Register Alias Speculation

```

1  while (1) {
2      // ...
3      case NEG:
4          if (rd == prev_wr)
5              arg = ex2;
6          else
7              arg = regs[rd];
8          regs[wr] = ex2
9              = neg(arg);
10         prev_wr = wr;
11         break;
12     // ...
13 }
```



# Chained Speculation




## Key Idea

Restart everything if Ca mispeculates, but restart only y if Cb mispeculates


# Pipelined Processor with Forwarding

```

1  while (1) {
2    // ...
3    case NEG:
4      if (rd == prev_wr &&
5          ex1_data_avail(rd))
6        arg = ex1;
7      else {
8        if (rd == prev_wr)
9          arg = ex2;
10       else
11         arg = regs[rd];
12     }
13     ex1 = exec1(arg);
14     set_ex1_data_avail(rd);
15     ex2 = exec2(ex1);
16     regs[wr] = ex2;
17     prev_wr = wr;
18     break;
19   // ...
20 }
```



# Current Status



## Problem Characterization


Taxonomy of speculation patterns



**GeCoS**  
Generic Compiler Suite

## Implementation Status


- Transformation passes to make speculative patterns emerge
- Initial validation infrastructure for multiple speculations



# Conclusion



## Compiling Speculative Hardware

Represent speculation at the compiler level,  
manipulate hardware in the compiler



## Need for New Tools

We cannot afford to continue wasting precious transistors and need fast and reliable prototyping tools



## Design Space Exploration

Easily explore tradeoffs between different pipeline depths, speculation configurations

# Backup

# Application-Specific Instruction Set Processors

```
if((IN.pRn == WB.IN.pRn) && (WB.IN.writeback_code == WRITEBACK_WRITERN)) {  
    // bypass the value from WB  
    OUT.op_2 = WB.IN.result;  
} else {  
    // read the value from the register file  
    TpRn = IN.pRn;  
    OUT.op_2 = R[TpRn.ExtractToLong(0,4)];  
}
```



## Example LISATek code [Klemm et al., 2007]

[Klemm et al., 2007] Klemm, R., Sabugo, J.P., Ahlendorf, H., & Fettweis, G. (2007). Using LISATek for the Design of an ASIP Core including Floating Point Operations. *MBMV*.



[Cloutier and Thomas, 1993] Cloutier, R. J. and Thomas, D. E. (1993). Synthesis of pipelined instruction set processors. In *Proceedings of the 30th International Design Automation Conference, DAC'93*, page 583–588, New York, NY, USA. Association for Computing Machinery

[Huang and Despain, 1993] Huang, I.-J. and Despain, A. M. (1993). Hardware/software resolution of pipeline hazards in pipeline synthesis of instruction set processors. In *Proceedings of the 1993 IEEE/ACM International Conference on Computer-Aided Design, ICCAD '93*, page 594–599, Washington, DC, USA. IEEE Computer Society Press

# Multi-Path Speculation



# Exploring Speculation Patterns



# Transforming Speculation Patterns

