

Speculative High-Level Synthesis of Instruction Set Processors

Jean-Michel Gorius
Univ Rennes

Steven Derrien, Simon Rokicki
CAIRN Team, Univ Rennes, IRISA, Inria

*COLQ – M2 SIF Colloquium
February 1st, 2021*

Introduction




Low energy

High performance

A processor with a given Instruction Set (ISA) can
be implemented in many ways

Processor Design Landscape



Low energy




Key Idea

Customizable architecture for heterogeneous embedded applications

High performance

Customizing Instruction Set Processors



```

module pipeline (
    input wire clk,
    input wire reset,
    output reg [ADDR_LEN-1:0] pc,
    input wire [*INSN_LEN-1:] idata,
    output wire [*DATA_LEN-1:] dmem_wdata,
    output wire [DATA_LEN-1:] dmem_waddr,
    output wire [*ADDR_LEN-1:] dmem_addr,
    input wire [*DATA_LEN-1:] dmem_rdata,
    );
    wire stall_IP;
    wire kill_IP;
    wire stall_ID;
    wire kill_ID;
    wire stall_DP;
    wire kill_DP
    //...
    // Signal from pipe_if
    wire pcond;
    wire [ADDR_LEN-1:] npc;
    wire [INSN_LEN-1:] inst1;
    wire [INSN_LEN-1:] inst2;
    wire invalid2_pipe;
    wire [GSH_BHR_LEN-1:] bhr;
    //Instruction Buffer
    reg [INST_LEN-1:] if;
    reg [ADDR_LEN-1:] npc_if;
    reg [ADDR_LEN-1:] ppc_if;
    reg [INSN_LEN-1:] inst1_if;
    reg [INSN_LEN-1:] inst2_if;
    reg inv1_if;
    reg inv2_if;
    reg bhr_if;
    wire attachable;
    //ID
    //Decode_If1
    wire [*IMM_TYPE_WIDTH-1:] imm_type_1;
    wire [REG_SEL-1:] rs1_1;
    wire [REG_SEL-1:] rs2_1;
    wire [REG_SEL-1:] rd_1;
    wire [SRC_A_SEL_WIDTH-1:] src_a_sel_1;
    wire [SRC_B_SEL_WIDTH-1:] src_b_sel_1;
    wire w_req_1;
    wire uses_rs1_1;
    wire uses_rd_1;
    wire illegal_instruction_1;
    wire [ALU_OP_WIDTH-1:] alu_op_1;
    wire [RS_ENT_SEL-1:] rs_ent_1;
    wire [*IMM_TYPE_WIDTH-1:] imm_type_2;
    wire [REG_SEL-1:] rs1_2;
    wire [REG_SEL-1:] rs2_2;
    wire [REG_SEL-1:] rd_2;
    wire [SRC_A_SEL_WIDTH-1:] src_a_sel_2;
    wire [SRC_B_SEL_WIDTH-1:] src_b_sel_2;
    wire w_req_2;
    wire uses_rs1_2;
    wire uses_rd_2;
    wire illegal_instruction_2;
    wire [ALU_OP_WIDTH-1:] alu_op_2;
    wire [RS_ENT_SEL-1:] rs_ent_2;
    wire [*IMM_TYPE_WIDTH-1:] imm_type_3;
    wire [REG_SEL-1:] rs1_3;
    wire [REG_SEL-1:] rs2_3;
    wire [REG_SEL-1:] rd_3;
    wire [SRC_A_SEL_WIDTH-1:] src_a_sel_3;
    wire [SRC_B_SEL_WIDTH-1:] src_b_sel_3;
    wire w_req_3;
    wire uses_rs1_3;
    wire uses_rd_3;
    wire illegal_instruction_3;
    ...
)
    //Decode_If2
    wire [*IMM_TYPE_WIDTH-1:] imm_type_2;
    wire [REG_SEL-1:] rs1_2;
    wire [REG_SEL-1:] rs2_2;
    wire [REG_SEL-1:] rd_2;
    wire [SRC_A_SEL_WIDTH-1:] src_a_sel_2;
    wire [SRC_B_SEL_WIDTH-1:] src_b_sel_2;
    wire w_req_2;
    wire uses_rs1_2;
    wire uses_rd_2;
    wire illegal_instruction_2;
    wire [ALU_OP_WIDTH-1:] alu_op_2;
    wire [RS_ENT_SEL-1:] rs_ent_2;
    wire [*IMM_TYPE_WIDTH-1:] imm_type_3;
    wire [REG_SEL-1:] rs1_3;
    wire [REG_SEL-1:] rs2_3;
    wire [REG_SEL-1:] rd_3;
    wire [SRC_A_SEL_WIDTH-1:] src_a_sel_3;
    wire [SRC_B_SEL_WIDTH-1:] src_b_sel_3;
    wire w_req_3;
    wire uses_rs1_3;
    wire uses_rd_3;
    wire illegal_instruction_3;
    ...
)

```

Customizing the compiler

- Retargetable compilation
- Well studied problem

Customizing hardware

Early work for Application-Specific Instruction Set Processor (ASIP) design

[Cloutier and Thomas, 1993; Huang and Despain, 1993]

[Cloutier and Thomas, 1993] Cloutier, R. J. and Thomas, D. E. (1993). Synthesis of pipelined instruction set processors. In *Proceedings of the 30th International Design Automation Conference, DAC '93*, page 583–588, New York, NY, USA. Association for Computing Machinery

[Huang and Despain, 1993] Huang, I.-J. and Despain, A. M. (1993). Hardware/software resolution of pipeline hazards in pipeline synthesis of instruction set processors. In *Proceedings of the 1993 IEEE/ACM International Conference on Computer-Aided Design, ICCAD '93*, page 594–599, Washington, DC, USA. IEEE Computer Society Press

[Patterson and Hennessy, 2017] Patterson, D. A. and Hennessy, J. L. (2017). *Computer Organization and Design RISC-V Edition: The Hardware Software Interface*. Morgan Kaufmann Publishers Inc., San Francisco, CA, USA, 1st edition.


High-Level Synthesis

Synthesizing circuits from an algorithmic specification


```
int X[N], Y[N];
int tmp, res = 0;
#pragma HLS mult=1, adder=1
for(int i = 0; i < N; ++i) {
    tmp = X[i] * Y[i];
    res += tmp;
}
```



Efficient design synthesis for regular access patterns and computations




Objective



Research Question

How to make **pipelined** processor design
amenable to HLS design flows?

Objective



Research Question

How to make **pipelined** processor design
amenable to HLS design flows?


Loop Pipelining and Static Scheduling

Loop Pipelining

- Goal: Expose Instruction-Level Parallelism (ILP)
- Similar to Modulo Scheduling [Lam, 1988; Rau, 1994]

```
int X[N], Y[N];
int Z[N];
int c;
for(int i = 0; i < N; ++i) {
    Z[i] = c * X[i];
    Z[i] += Y[i];
}
```

$$Z = c*X + Y$$




[Rau, 1994] Rau, B. R. (1994). Iterative modulo scheduling: An algorithm for software pipelining loops. In *Proceedings of the 27th Annual International Symposium on Microarchitecture*, MICRO 27, page 63–74, New York, NY, USA. Association for Computing Machinery

[Lam, 1988] Lam, M. (1988). Software pipelining: An effective scheduling technique for VLIW machines. In *Proceedings of the ACM SIGPLAN 1988 Conference on Programming Language Design and Implementation*, PLDI '88, page 318–328, New York, NY, USA. Association for Computing Machinery

Loop Pipelining and Static Scheduling

```
instr = fetch(pc);
if(resolve_branch(instr))
    pc = branch_target(instr);
else
    pc += 1;
```


Simplified ISS



Loop Pipelining and Static Scheduling

```
instr = fetch(pc);
if(resolve_branch(instr))
    pc = branch_target(instr);
else
    pc += 1;
```


Simplified ISS



Loop Pipelining and Static Scheduling

```
instr = fetch(pc);
if(resolve_branch(instr))
    pc = branch_target(instr);
else
    pc += 1;
```


Simplified ISS



Loop Pipelining and Static Scheduling

```
instr = fetch(pc);
if(resolve_branch(instr))
    pc = branch_target(instr);
else
    pc += 1;
```

Simplified ISS




Loop Pipelining and Static Scheduling

```
instr = fetch(pc);
if(resolve_branch(instr))
    pc = branch_target(instr);
else
    pc += 1;
```

Simplified ISS

Inefficient design

Need to complete an entire iteration to know
the next value of PC




Dynamic Scheduling

```
instr = fetch(pc);
if(resolve_branch(instr))
    pc = branch_target(instr);
else
    pc += 1;
```

Simplified ISS

Dynamically Scheduled HLS


- Exposes some ILP
- Reduces II from 5 to 4 (20% performance gain)
- Still far away from II = 1



Speculative High-Level Synthesis

```
instr = fetch(pc);
if(resolve_branch(instr))
    pc = branch_target(instr);
else
    pc += 1;
```

Simplified ISS




[Derrien et al., 2020] Derrien, S., Marty, T., Rokicki, S., and Yuki, T. (2020). Toward speculative loop pipelining for high-level synthesis. *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, 39(11):4229–4239.

[Josipovic et al., 2019] Josipovic, L., Guerrieri, A., and lenne, P. (2019). Speculative dataflow circuits. In *Proceedings of the 2019 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays*, FPGA '19, page 162–171, New York, NY, USA. Association for Computing Machinery

Speculative High-Level Synthesis

```
instr = fetch(pc);
if(resolve_branch(instr))
    pc = branch_target(instr);
else
    pc += 1;
```

Simplified ISS




[Derrien et al., 2020] Derrien, S., Marty, T., Rokicki, S., and Yuki, T. (2020). Toward speculative loop pipelining for high-level synthesis. *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, 39(11):4229–4239.

[Josipovic et al., 2019] Josipovic, L., Guerrieri, A., and lenne, P. (2019). Speculative dataflow circuits. In *Proceedings of the 2019 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays*, FPGA '19, page 162–171, New York, NY, USA. Association for Computing Machinery

Speculative High-Level Synthesis

```
instr = fetch(pc);
if(resolve_branch(instr))
    pc = branch_target(instr);
else
    pc += 1;
```

Simplified ISS




[Derrien et al., 2020] Derrien, S., Marty, T., Rokicki, S., and Yuki, T. (2020). Toward speculative loop pipelining for high-level synthesis. *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, 39(11):4229–4239.

[Josipovic et al., 2019] Josipovic, L., Guerrieri, A., and lenne, P. (2019). Speculative dataflow circuits. In *Proceedings of the 2019 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays*, FPGA ’19, page 162–171, New York, NY, USA. Association for Computing Machinery

Speculative High-Level Synthesis

```
instr = fetch(pc);
if(resolve_branch(instr))
    pc = branch_target(instr);
else
    pc += 1;
```

Simplified ISS




[Derrien et al., 2020] Derrien, S., Marty, T., Rokicki, S., and Yuki, T. (2020). Toward speculative loop pipelining for high-level synthesis. *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, 39(11):4229–4239.

[Josipovic et al., 2019] Josipovic, L., Guerrieri, A., and lenne, P. (2019). Speculative dataflow circuits. In *Proceedings of the 2019 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays*, FPGA '19, page 162–171, New York, NY, USA. Association for Computing Machinery

Speculative High-Level Synthesis

```
instr = fetch(pc);
if(resolve_branch(instr))
    pc = branch_target(instr);
else
    pc += 1;
```

Simplified ISS



[Derrien et al., 2020] Derrien, S., Marty, T., Rokicki, S., and Yuki, T. (2020). Toward speculative loop pipelining for high-level synthesis. *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, 39(11):4229–4239.

[Josipovic et al., 2019] Josipovic, L., Guerrieri, A., and lenne, P. (2019). Speculative dataflow circuits. In *Proceedings of the 2019 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays*, FPGA '19, page 162–171, New York, NY, USA. Association for Computing Machinery

Speculative High-Level Synthesis

```
instr = fetch(pc);
if(resolve_branch(instr))
    pc = branch_target(instr);
else
    pc += 1;
```

Simplified ISS

Speculative HLS

- Achieves $II = 1$ in most cases
- Maximal ILP and resource utilization


Takeaway

Pipelined processor design requires speculation

instr = fetch(pc)
if(resolve_branch(instr))
 resolve_branch(instr)

pc += 1
 get(instr)

get(instr)



[Derrien et al., 2020] Derrien, S., Marty, T., Rokicki, S., and Yuki, T. (2020). Toward speculative loop pipelining for high-level synthesis. *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, 39(11):4229–4239.

[Josipovic et al., 2019] Josipovic, L., Guerrieri, A., and lenne, P. (2019). Speculative dataflow circuits. In *Proceedings of the 2019 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays*, FPGA ’19, page 162–171, New York, NY, USA. Association for Computing Machinery

Speculative Dataflow Circuits

Dataflow circuits


- Regular datapath components coupled to a handshaking protocol
- Compositional computational model

Speculation support

- Insertion of speculative components in the circuit
- *Speculator, Commit and Save* units: transfer of *speculative tokens*

Limitations

- Requires a complete backend re-design
- Limited support for intertwined speculations



[Josipovic et al., 2019] Josipovic, L., Guerrieri, A., and lenne, P. (2019). Speculative dataflow circuits. In *Proceedings of the 2019 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays*, FPGA '19, page 162–171, New York, NY, USA. Association for Computing Machinery

[Nurvitadhi et al., 2011] Nurvitadhi, E., Hoe, J. C., Kam, T., and Lu, S.-L. L. (2011). Automatic pipelining from transactional datapath specifications. *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, 30(3):441–454.

Speculative Loop Pipelining

Source-to-source transformations


- Transform the input code to expose potential speculations

Speculation support





- Decouple control logic from datapath
- HLS toolchain infers the speculative structure

Limitations

- Lack of support for intertwined speculations



Conclusion



Upcoming work

Final Goal

Synthesize in-order pipelined instruction set processors from an instruction set simulator

Speculative Loop Pipelining

Focus on source-to-source transformations as introduced by [Derrien et al., 2020]

Multiple speculation support

Study the interwinding of multiple speculations

Fine-grain misspeculation recovery

Improve existing techniques to support finer-grain roll-back and misspeculation recovery